PATENT ABSTRACTS OF JAPAN

(11)Publication number:

05-121793

(43)Date of publication of application: 18.05.1993

(51)IntCI.

H01L 43/08 H01L 43/12

(21)Application number: 03-303796 24,10,1991

(71)Applicant: NEC CORP


(22)Date of filing:

(72)Inventor: YOSHIDA HISAO

(54) MANUFACTURE OF MAGNETORESISTIVE DEVICE

(57)Abstract:

PURPOSE: To make a magnetoresistive device tree from discontinuity and high in reliability to be formed on an IC section by a method wherein the sharply stepped surface of an IC is flattened. CONSTITUTION: A sharp step located at an electrode A on an IC is flattened by a series of processes composed of a polyimide resin 8 applying operation, a dry-etching operation, a resist applying operation, and a patterning operation. By this setup, the sharp step located at the electrode A on an IC is flattened by the application of polyimide resin 8 and dry-etching, so that a magnetoresistive device high in reliability and free from disconnection can be formed on the IC even if a magnetoresistive device B is half as thick as a protective cover film formed on the IC.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2000 Japan Patent Office

(4-/4)

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

05-121793

(43)Date of publication of application: 18.05.1993

(51)Int.CI.

H01L 43/08 H01L 43/12

(21)Application number: 03-303796

(71)Applicant:

NEC CORP

(22)Date of filing:

24.10.1991

(72)Inventor:


YOSHIDA HISAO

(54) MANUFACTURE OF MAGNETORESISTIVE DEVICE

(57) Abstract:

PURPOSE: To make a magnetoresistive device tree from discontinuity and high in reliability to be formed on an IC section by a method wherein the sharply stepped surface of an IC is flattened.

CONSTITUTION: A sharp step located at an electrode A on an IC is flattened by a series of processes composed of a polyimide resin 8 applying operation, a dry-etching operation, a resist applying operation, and a patterning operation. By this setup, the sharp step located at the electrode A on an IC is flattened by the application of polyimide resin 8 and dry-etching, so that a magnetoresistive device high in reliability and free from disconnection can be formed on the IC even if a magnetoresistive device B is half as thick as a protective cover film formed on the IC.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of

rejection or application converted registration]

[Date of final disposal for application]

[Patent number]


[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office



[Translation done.]

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

. [0001]

[Industrial Application] Especially this invention relates to the formation method of the resistance pattern which forms the magnetic-reluctance section on the IC section about the manufacture method of a magnetic-reluctance (MR:Magneto-resistive) element.

[Description of the Prior Art] As shown in drawing 2, the manufacture method of the conventional magnetic resistance element forms arbitrary patterns using a mask on the IC section in which the ground silicon oxide 2, aluminum 3, and the silicon nitride 4 were formed on the silicon substrate 1, after depositing the direct permalloy 5 and gold 6 continuously. After an appropriate time, a required pattern is formed for the protection silicon oxide 7, using the mask after spatter construction as a protective cover, and the polar zone A and the sensor section B are formed.

[Problem(s) to be Solved by the Invention] Since the silicon nitride is thickly formed as a protective coat on the IC section especially when the IC section is formed upwards and it is going to form a magnetic resistance element by the manufacture method of the conventional magnetic resistance element (1-1.5 micrometers), the electrode section is steep.

[0004] Therefore, there was a trouble which will become easy to disconnect if the badness of the coverage of a portion with a steep level difference is expected and the vacuum evaporation of the gold is not carried out more thickly [30 - 50% of silicon-nitride-film thick twists] when it is going to form the magnetic-reluctance section by carrying out the vacuum evaporation of a permalloy and the gold on this.

[0005] The purpose of this invention is by carrying out flattening of the steep level difference of the polar zone of the IC section to form a magnetic resistance element with high reliability without an open circuit on the IC section.

[Means for Solving the Problem] this invention is the manufacture method of the magnetic resistance element characterized by including the process which carries out flattening of the steep level difference on the IC section by a polyimide resin application and dry etching in the manufacture method of the magnetic resistance element which forms the magnetic-reluctance section on the IC section.

[0007] Furthermore, in this invention, the process from which portions other than the required polar zone other than the above-mentioned flattening process are protected by polyimide resin among the magnetic-reluctance sections on the IC section if needed is included.

[Example] Next, the example of this invention is explained with reference to a drawing.

[0009] Drawing 1 (a) - (e) is the cross section of MR element shown in order of the process for explaining one example of this invention.

[0010] Drawing 1 (a) is the IC section which consists of a silicon substrate 1, the ground silicon oxide 2, aluminum 3, and a silicon nitride 4 first.

[0011] Next, polyimide resin (for flattening) 8 is put in on the IC section at the thermostat after 2 - 3-micrometer application, and it is made to harden enough, as shown in drawing 1 (b).

[0012] Next, a resist is exfoliated after performing plasma ablation and removing unnecessary polyimide resin (for flattening) 8, as shown in drawing 1 (c), and wet etching and plasma ablation fully removing the polyimide resin (for flattening) 8 of a resist application and the polar zone A after patterning using a mask further.

[0013] Next, a resist is exfoliated, after using a permalloy 5 and gold 6 by arbitrary thickness, using after vacuum evaporationo and a mask continuously and removing an unnecessary permalloy 5 and unnecessary gold 6 after a resist application and patterning, as shown in <u>drawing 1</u> (d). [0014] Next, as shown in <u>drawing 1</u> (e), the mask after an application is used for thickness (2-3 micrometers) arbitrary on the whole surface for polyimide resin (for protection) 9, the resist after removal is exfoliated in the polyimide resin (for protection) 9 of a resist application and the polar zone A after patterning, the magnetic resistance element which contains polyimide resin (for protection) 9 after an appropriate time is put into a thermostat, and polyimide resin (for protection) 9 is fully stiffened.

[0015] As explained above, the manufacture method of the magnetic resistance element of this invention is also obtaining a magnetic resistance element with the high reliability which does not thicken golden thickness especially as a cure against an open circuit by carrying out flattening of the irregularity by applying polyimide resin (for flat), even if the film with a large level difference is formed.

[Effect of the Invention] As explained above, in case this invention forms a magnetic resistance element on the IC section which has a steep level difference, it is effective in the ability to manufacture a magnetic resistance element with the high reliability which carries out flattening of the IC section top, and does not have an open circuit by performing plasma ablation for polyimide resin after an application and a baking bundle on the IC section beforehand.

[Translation done.]

(19)日本国特許庁 (JP) (12) 公開特許公報 (A)

FΙ

(11)特許出願公開番号

特開平5-121793

(43)公開日 平成5年(1993)5月18日

(51) Int.Cl.5

識別記号 广内整理番号

H 0 1 L 43/08

Z 7342-4M

技術表示箇所

43/12

7342 - 4M

審査請求 未請求 請求項の数2(全 3 頁)

(21)出願番号

特願平3-303796

(71)出願人 000004237

日本電気株式会社

(22)出願日 平成3年(1991)10月24日 東京都港区芝五丁目7番1号

(72)発明者 吉田 久雄

東京都港区芝五丁目7番1号 日本電気株

式会社内

(74)代理人 弁理士 山下 穣平


(54) 【発明の名称】 磁気抵抗素子の製造方法

(57) 【要約】

【目的】 1 Cの急峻な段差を平坦化することによって 断線のない信頼性の高い磁気抵抗素子をIC部上に形成 する。

【構成】 1 C部上の電極部の急峻な段差を平坦化する 為にポリイミド樹脂の塗布とドライエッチング及びレジ スト塗布並びにパターニングによって構成する。

【効果】 IC部上の電極部の急峻な段差をポリイミド 樹脂の塗布・ドライエッチングによって平坦化した為、 IC部上の保護カバー膜厚の1/2の磁気抵抗素子部の 膜厚でも断線のない信頼性の高い磁気抵抗素子をIC部 上に形成できる。



【特許請求の範囲】

【請求項1】 I C部上に磁気抵抗部を形成する磁気抵抗素子の製造方法において、I C部上の急峻な段差をポリイミド樹脂盤布及びドライエッチングによって平坦化する工程を含むことを特徴とする磁気抵抗素子の製造方法。

1

【請求項2】 上記平坦化工程の他にIC部上の磁気抵抗部のうち、必要な電極部以外の部分をポリイミド樹脂で保護する工程を含むことを特徴とする請求項1記載の磁気抵抗素子の製造方法。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は磁気抵抗(MR:Magneto-resistive)素子の製造方法に関し、特に:C部上に磁気抵抗部を形成する抵抗パターンの形成方法に関する。

[0002]

【従来の技術】従来の磁気抵抗素子の製造方法は図2に示す様に、シリコン基板1上に下地酸化シリコン2、アルミニウム3、窒化シリコン4を形成した1C部上に、直接パーマロイ5、金6を連続で蒸着した後、マスクを用いて任意のパターンを形成する。しかる後、保護力パーとして保護酸化シリコン7をスパッタ工事後マスクを用いて必要なパターンを形成して電極部Aとセンサー部Bを形成している。

[0003]

【発明が解決しようとする課題】従来の磁気抵抗素子の製造方法では、: C部を形成している上に磁気抵抗素子を形成しようとする場合には、特に I C部上には保護膜として窒化シリコンが厚く形成されている為($1\sim1$ 、 5μ m)、電極部が急峻となっている。

【0004】従って、この上にパーマロイ、金を蒸着することによって磁気抵抗部を形成しようとする場合には投業の急峻な部分のカバシッジの悪さを見込んで、窒化シリコン膜厚より30~50%厚めに金を蒸着しないと断線しやすくなる問題点があった。

【000も】本発明の目的は!C部の電極部の急峻な段差を平坦化することにより断線のない信頼性の高い磁気抵抗素子を1C部上に形成することにある。

[0006]

【課題を解決するための手段】本発明はIC部上に磁気抵抗部を形成する磁気抵抗素子の製造方法において、IC部上の急峻な段差をポリイミド樹脂塗布及びドライエッチングによって平坦化する工程を含むことを特徴とする磁気抵抗素子の製造方法である。

【0007】更に本発明では、必要に応じて上記平坦化工程の他に、IC部上の磁気抵抗部のうち必要な電極部以外の部分をポリイミド樹脂で保護する工程を含む。

[0008]

【実施例】次に本発明の実施例について図面を参照して 50 5

説明する。

【0009】図1(a)~(e) は本発明の一実施例を 説明する為の工程順に示すMR素子の断面図である。

【0010】まず図1(a)はシリコン基板1、下地酸化シリコン2、アルミニウム3、窒化シリコン4からなる1C部である。

【0.0.1.1】次に図1.(b) に示す様にI.C部上にポリイミド樹脂(平坦化用) $8.6.2 \sim 3 \, \mu$ m 僅有後恒温槽に入れて充分硬化させる。

10 【0012】次に図1 (c) に示す様にプラズマ剥離を行なって不要なポリイミド樹脂(平坦化用)8を除去し、さらにマスクを用いてレジスト塗布・パターニング後電極部Aのポリイミド樹脂(平坦化用)8をウェットエッチング及びプラズマ剥離によって充分に除去した後、レジストを剥離する。

【0013】次に図1 (d) に示す様にパーマロイ5及び金6を任意の厚さで連続で蒸音後、マスケを用いてレジスト塗布・パターニング後不要なパーマロイ5及び金6を除去した後、レジストを剥離する。

【0014】次に図1 (e) に示す様にポリイミド樹脂 (保護用) 9を全面に任意の厚さ (2~3μm) に塗布後マスウを用いてレジスト塗布・パターニング後電極部 Aのポリイミド樹脂 (保護用) 9を除去後レジストを剥離し、しかる後ポリイミド樹脂 (保護用) 9を含む磁気抵抗素子を恒温槽に入れ、ポリイミド樹脂 (保護用) 9を充分に硬化させる。

【0015】以上説明した様に、本発明の磁気抵抗素子の製造方法は段差の大きい膜が形成されていても、ポリイミド樹脂(平坦用)を塗布することによって凹凸を平 30 担化することにより、断線対策として金の厚さを特に厚くすることのない信頼性の高い磁気抵抗素子を得ようとするのもである。

[0016]

【発明の効果】以上説明した様に本発明は急峻な段差を 有する:C部上に磁気抵抗素子を形成する際、あらかじ めIC部上にポリイミド樹脂を塗布・焼きしめ後、プラ ズマ剥離を行なうことによってIC部上を平坦化して断 線のない信頼性の高い磁気抵抗素子を製造できる効果が ある。

40 【図面の簡単な説明】

【図1】本発明方法の一実施例を説明するための工程順 に示す時期抵抗素子の縦断面図

【図2】従来の磁気抵抗素子の製造方法を説明するため の工程順に示す磁気抵抗素子の縦断面図

【符号の説明】

- 1 シリコン基板
- 2 下地酸化シリコン
- 3 アルミニウム
- 4 窒化シリコン
- 5 パーマロイ

-652--


3

6 金

7 保護酸化シリコン

8 ポリイミド樹脂(平坦化用)

【図1】



9 ポリイミド樹脂(保護用)

A 電極部

B 磁気抵抗部

[网2]

